Memristors are two-terminal passive circuit elements that have been developed for use in non-volatile resistive random-access memory and may also be useful in neuromorphic computing 1-6 . Memristors have higher endurance and faster read/write times than flash memory 4,7,8 and can provide multi-bit data storage. However, although two-terminal memristors have demonstrated capacity for basic neural functions, synapses in the human brain outnumber neurons by more than a thousandfold, which implies that multiterminal memristors are needed to perform complex functions such as heterosynaptic plasticity 3,[9][10][11][12][13] . Previous attempts to move beyond two-terminal memristors, such as the three-terminal Widrow-Hoff memristor 14 and field-effect transistors with nanoionic gates 15 or floating gates 16 , did not achieve memristive switching in the transistor 17 . Here we report the experimental realization of a multiterminal hybrid memristor and transistor (that is, a memtransistor) using polycrystalline monolayer molybdenum disulfide (MoS 2 ) in a scalable fabrication process. The two-dimensional MoS 2 memtransistors show gate tunability in individual resistance states by four orders of magnitude, as well as large switching ratios, high cycling endurance and long-term retention of states. In addition to conventional neural learning behaviour of long-term potentiation/ depression, six-terminal MoS 2 memtransistors have gate-tunable heterosynaptic functionality, which is not achievable using twoterminal memristors. For example, the conductance between a pair of floating electrodes (pre-and post-synaptic neurons) is varied by a factor of about ten by applying voltage pulses to modulatory terminals. In situ scanning probe microscopy, cryogenic charge transport measurements and device modelling reveal that the bias-induced motion of MoS 2 defects drives resistive switching by dynamically varying Schottky barrier heights. Overall, the seamless integration of a memristor and transistor into one multi-terminal device could enable complex neuromorphic learning and the study of the physics of defect kinetics in two-dimensional materials [18][19][20][21][22] . Uniform polycrystalline monolayer MoS 2 films with an average grain size of 3-5 μ m were grown by chemical vapour deposition (CVD) on SiO 2 /Si substrates (Methods) and characterized using X-ray photoelectron, photoluminescence and Raman spectroscopies (Fig. 1a-c and Extended Data Fig. 1 ). MoS 2 memtransistors were fabricated in a field-effect geometry with channel lengths (L) and widths (W) varying from 5 μ m to 150 μ m (Fig. 1d-f ). Because clean interfaces between MoS 2 channels and metal electrodes were found to be critical, we developed an unconventional photolithography process based on a polymethylglutarimide (PMGI) and photoresist bilayer (Methods and Extended Data Fig. 2) .
. The device maintains the LRS during the sweep from 80 V to 0 V (sweep 2), is reset to the HRS during the sweep from 0 V to − 80 V (sweep 3), and maintains the HRS from − 80 V to 0 V (sweep 4). Thus, these devices act as LRS-HRS memtransistors. Figure 2b shows that when V G is varied from 50 V to − 50 V, both the LRS and HRS resistances change by a factor of about 10 4 and the switching ratio (I LRS /I HRS at V D = 0.5 V) is reduced from 300 to 8 (Fig. 2e inset) . Owing to the n-type MoS 2 channel, the forward-biased (V D > 0 V) device is completely off at V G = − 50 V (Fig. 2c) , and the reverse-biased (V D < 0 V) device is insulating for a range of V D values, depending on the applied V G (Fig. 2b and Extended Data Fig. 3c ). The gate leakage current (I G ) remains below 200 pA during high-V D and -V G sweeps (Extended Data  Fig. 3a) .
Unlike filament-based resistive switching, MoS 2 memtransistors do not require an electroforming process to train the device, although the switching ratio increases with increasing range of the V D sweep (Extended Data Fig. 3b ). The largest switching ratio, higher than 100, was obtained from devices with W = 100-150 μ m and L = 5-15 μ m. These devices showed bipolar resistive switching, where reversing the bias polarity is essential to restoring the initial resistance states (Extended Data Fig. 3d , e). The hysteresis in the I D -V D curves of these MoS 2 memtransistors is fundamentally different from the commonly reported hysteresis in the transfer characteristics (I D -V G curves) of field-effect transistors (FETs), which are typically due to oxide-related traps 23, 24 . Instead, the I D -V G curves of MoS 2 memtransistors in the LRS and the HRS show large shifts (about 10 V) in threshold voltage, and intersect at V G = V cross (Fig. 2c) . Compared to the LRS, the HRS shows up to 100 times higher resistance for V G < V cross and 2 times higher field-effect mobility (μ) at V G > V cross . Therefore, the forward-bias switching loop changes from anticlockwise (LRS to HRS) for V G < V cross to clockwise (HRS to LRS) for V G > V cross (Fig. 2b and Extended Data Fig. 3f ). Figure 2d shows the endurance characteristics of a MoS 2 memtransistor that was switched 475 times between the LRS and the HRS using full-sweep cycles. Within a subset of these cycles, I D saturates at an upper value via stretched exponentials (Extended Data Figs 3g-k, 4a). Between neighbouring subsets, I D jumps randomly to a value about 10 times smaller, followed by the same inverse exponential growth, which suggests an oxide-related trap-release process activated by large fields near the source electrode in the forward bias (Fig. 2f) . Device-to-device variability is attributed to spatial inhomogeneity in the CVD-grown MoS 2 film.
Owing to its two-dimensional (2D) nature, the MoS 2 channel allows the switching mechanism to be probed via in situ electrostatic force microscopy (EFM), as shown in Fig. 3a and b. The drain contact and conductive cantilever tip were biased independently (Extended Data Fig. 5 ), while the phase shift of the cantilever was recorded as the tip traced the topography profile of the MoS 2 channel and electrodes 50 nm above the surface. Because the phase shift is proportional to the square of the potential difference between the tip and the surface, the phase image provides a map of the local potential 20 . Line profiles reveal a sharper potential drop (larger field) at the source in the forward-biased HRS compared to the forward-biased LRS, suggesting a larger contact resistance in the HRS than in the LRS (Fig. 3b) . The reverse-biased HRS also shows a larger field at the drain compared to the reverse-biased LRS, although this difference is smaller, which is consistent with the smaller switching ratio at reverse bias. Multiple line profiles confirm that the differences between the HRS and LRS electric fields are consistent along the entire channel width, despite grain-boundary-induced EFM phase variations far from the contacts (Extended Data Fig. 5g-o) . Because a reverse-biased Schottky diode at the source (drain) domi- (Fig. 3c) . Thus, the Schottky barrier height (Φ sb = Φ b ) is extracted from the relationship V G = V FB . V FB decreases from 2 V (HRS) to − 8 V (LRS), which is consistent with a V th shift of 15 V for the same device (Extended Data Fig. 6 ). In addition, Φ sb decreases from 125 meV (HRS) to 80 meV (LRS), confirming the EFM observations. Charge transport in MoS 2 LRS-HRS memtransistors can be described by Schottky barrier transistors (equations (1) and (2), where Φ b is a function of an internal state variable (w) defined as the width of the region with excess dopants (Δ n) (Extended Data Fig. 7a) 1,17,25 . Tuning the Schottky barrier through increased doping near contacts (Φ ≈ Δ w n b ) is a standard practice in conventional FETs 26, 27 . Similarly, we propose that defects in MoS 2 act as dopants and their local migration under an applied bias is facilitated by grain boundaries, as previously observed using transmission electron microscopy and explained by ab initio calculations 18, 19, 21 . Thus, we develop a memtransistor model in which Φ b changes by image charge lowering and tunnelling at high biases (see Methods), resulting in the following coupled equations: 
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where A, D, E and φ b0 are fitting parameters, and e, n, ε s and k B are the charge of the electron, the doping level, the dielectric constant of monolayer MoS 2 and the Boltzmann constant, respectively. Equation (3) describes the nonlinear kinetics of the dopants near the contacts by using a window function, where the degree of nonlinearity is defined by a positive integer p (p = 4 in Fig. 2a ; see Methods) 28 . This model agrees well with the experimental data ( Fig. 2a and Extended Data Fig. 7 ) and helps establish that the dependence of w on V G (through I D ) is the most important feature of the MoS 2 memtransistor, distinguishing it from a two-terminal memristor 17 . To further illustrate this non-trivial switching mode, we fabricated MoS 2 devices without the PMGI-based process and used a residual photoresist layer about 1.5 nm thick as a tunnelling barrier between MoS 2 and the metal contacts (Fig. 3d , e and Extended Data Fig. 8 ). The tunnelling barrier minimizes pinning of the Fermi level and causes the resistance states to change abruptly upon crossing the 0 V level, resulting in LRS-LRS memtransistors. Overall, the switching mechanism of both LRS-HRS and LRS-LRS memtransistors can be described by two memristors at the contacts connected by a FET (see Methods section 'The switching mechanism' and Extended Data Fig. 8e ).
While grain boundaries in polycrystalline MoS 2 memtransistors enable large switching ratios and prevent electrical breakdown by lowering Schottky barriers through dynamic defect migration, control devices without grain boundaries on single grains of CVD-grown MoS 2 show a qualitatively different, reversible breakdown phenomenon (Fig. 4a ). This breakdown is marked by a sharp drop in the conductance at a voltage V br during sweep 1, with a subsequent increase to the original conductance value during sweep 2. This abrupt change in charge transport is accompanied by the emergence of dendritic features (about 300-500 nm in length) close to the source electrode (upper inset in . In the high-bias limit (± 120 V), polycrystalline MoS 2 memtransistors also degrade irreversibly in a manner that shows light emission in each subsequent sweep (Extended Data Fig. 9c-e) .
The 2D planar geometry of the MoS 2 memtransistor allows the realization of multi-terminal neural circuits that mimic multiple synaptic connections in neurons. For example, in a six-terminal memtransistor, the conductance between any two of the four inner electrodes can be modulated by high-bias pulses applied to the two outer electrodes while the inner electrodes are disconnected ( Fig. 4b and Extended Data Fig. 10 ). To achieve heterosynaptic plasticity, the conductance between pre-synaptic and post-synaptic neurons should be controlled by additional modulatory terminals 30 . While this type of modulation has been demonstrated previously in Ag-based cationic memristors, this design is limited to only three terminals, owing to the requirement of filament formation across the channel 6, 30 . In contrast, the MoS 2 memtransistor can have a larger number of terminals and allows facile tuning through the modulation of the local Schottky barrier at each terminal (see Methods section 'The switching mechanism'). Multiterminal memtransistors also allow further tuning of heterosynaptic plasticity through a gate electrode, in which the switching ratio for any pair of side electrodes can be increased by about two to ten times by varying V G from 50 V to 20 V (Extended Data Fig. 10f ).
MoS 2 memtransistors also demonstrate long-term potentiation and depression, which mimic excitatory and inhibitory synapses in organisms (Fig. 4c) . The post-synaptic current is shown to increase and decrease exponentially with the repetition of positive-and negative-bias pulses of 1 ms (Fig. 4c) . The linearity of the pulse train is comparable to that of metal-oxide memristors and can be further improved by employing bipolar pulsing schemes 11, 31 . By mimicking indirect spike-timing-dependent plasticity, paired pulses separated by a time interval induce positive and negative changes in the synaptic weight using positive and negative pulses (Fig. 4d) , resulting in time constants of about 2 ms and 6 ms, respectively, which are comparable to the response times of biological synapses 11, 32 .
In conclusion, MoS 2 memtransistors combine resistive switching with transistor gating to realize nonlinear charge transport with wide tunability of individual states and switching ratios. In contrast to conventional devices that require single-crystal MoS 2 flakes, the utilization of polycrystalline and all-surface MoS 2 films allows the straightforward scaling of this technology to large-area integrated circuits and post-growth defect engineering. The 2D planar geometry of monolayer MoS 2 further enables the realization of multi-terminal memtransistors with unprecedented heterosynaptic plasticity. This technology may enable complex learning from multiple inputs in neuromorphic computing by mimicking biological neurons with multiple synapses.
Online Content Methods, along with any additional Extended Data display items and Source Data, are available in the online version of the paper; references unique to these sections appear only in the online paper. 33 . Prior to growth, Si substrates were bath-sonicated for 10 min in acetone and isopropyl alcohol and subsequently cleaned under O 2 plasma (Harrick Plasma) at about 200 mTorr for 2 min with 10.2 W power applied to the radiofrequency coil. The substrates were placed downstream of 12 mg of MoO 3 powder in an alumina boat positioned in a 1-inch-diameter quartz tube furnace (Lindberg/Blue). 150 mg of sulfur powder in an alumina boat was placed about 30 cm upstream of the MoO 3 boat (outside the furnace) and was heated independently using a temperature-controlled heating belt. The tube furnace was purged using ultrahigh-purity Ar gas at 200 standard cubic centimetres per minute (sccm) for 10 min. Then, the pressure was increased to 400 Torr, and the tube was evacuated to its base pressure of about 60 mTorr. The purging process was repeated twice to achieve an inert growth environment. The pressure was kept at 150 Torr with a 25-sccm flow of Ar gas during growth and cooling. After the purge process, the furnace was heated to 150 °C for 5 min and held at that temperature for 20 min to remove physisorbed contaminants from the growth environment. The furnace was then heated to 800 °C at a rate of 12 °C min −1 and held at that temperature for 20 min, followed by natural cooling to room temperature. Concurrently, the heating belt around the sulfur boat was first ramped to 50 °C for 5 min and was held at that temperature for 49 min. The heating belt was then brought to 150 °C at a rate of 4.5 °C min −1 and held at that temperature for an additional 23 min, after which it was allowed to cool to room temperature naturally. Chemical characterization of monolayer MoS 2 film. The coverage and growth quality of continuous polycrystalline monolayer CVD-grown MoS 2 on 5 mm × 5 mm substrates were characterized by optical microscopy, Raman microscopy and photoluminescence spectroscopy. Raman spectra collected with a Horiba Scientific XploRA PLUS Raman microscope (Extended Data Fig. 1a) show a peak spacing of about 19 cm −1 between the in-plane A 1g and the out-of-plane E 2g 1 breathing modes, thus confirming 34 the growth of monolayer MoS 2 . Photoluminescence spectroscopy (Extended Data Fig. 1b) shows a dominant exciton A at 673 nm, typical of CVD-grown monolayer MoS 2 on SiO 2 .
The chemical composition of CVD-grown polycrystalline monolayer MoS 2 films was confirmed by X-ray photoelectron spectroscopy (XPS) measurements using a Thermo Scientific ESCA Laboratory 250Xi scanning XPS instrument connected with a monochromatic Kα Al X-ray line. The X-ray beam size was approximately 900 μ m in diameter with an elliptical cross-section. A charge-neutralization Ar + ion flood gun was also used to compensate for local electrostatic fields arising from charge buildup in the MoS 2 /SiO 2 samples. All XPS spectra were analysed using Avantage software (Thermo Scientific). All Mo 3d subpeaks were fitted using floating Gaussian-Lorentzian mixing and modified Shirley background subtraction. Fitting of Mo 3d subpeaks ensured that their full-width at half-maximum values were lower than 3 eV, and doublets were also constrained to have the same full-width at half-maximum. In the XPS spectra analysis, charging effects were compensated by correcting all spectra against the C 1s adventitious carbon peak at 284.8 eV. As shown in Extended Data Fig. 1c and d , the XPS spectra of the Mo 3d and S 2p orbitals are consistent with previous reports 35 of stoichiometric CVDgrown MoS 2 with a small amount of MoO x in the MoS 2 film 33 . Scanning probe microscopy. The CVD-grown MoS 2 films were characterized by atomic force microscopy (AFM) in ambient conditions using an Asylum Cypher AFM system in lateral force microscopy (LFM) mode and tapping mode. For LFM, NanoWorld FMR cantilevers with a resonance frequency of about 75 kHz and contact force of approximately 5 nN were used (Fig. 1c) . The LFM retrace image was acquired by scanning the tip from right to left with a contact force of about 5 nN and scan rate of 1 Hz. For the tapping mode, NanoWorld NCHR-W Si cantilevers (resonance frequency of about 320 kHz) were used (Extended Data  Fig. 1e, f) . A step height of 0.73 nm at the edge of a MoS 2 flake confirmed monolayer thickness. AFM measurements of individual flake devices after electrical breakdown (upper inset in Fig. 4a and Extended Data Fig. 9) were conducted in the tapping mode using a Bruker Dimension FastScan AFM system. EFM of MoS 2 memtransistors was conducted in ambient conditions using the environment cell of the Asylum Cypher AFM system and NanoWorld PointProbe EFM tips coated with PtIr (resonance frequency of about 75 kHz). Fabrication of MoS 2 memtransistors. MoS 2 LRS-HRS memtransistors were fabricated following a photolithography process developed to minimize processing residues. First, a PMGI film was spin-coated on SiO 2 /Si substrates covered by polycrystalline monolayer MoS 2 at 4500 r.p.m. for 45 s, followed by baking at 170 °C for 10 min using a hot plate. Note that the baking conditions for the PMGI layer were found to be critical. Lower temperature (160 °C) resulted in delamination during development, while higher temperature (180 °C) made it difficult to remove PMGI during the lift-off step. Afterwards, a thin film of photoresist (S1813, Shipley Company) was spin-coated at 4000 r.p.m. for 1 min followed by another prebaking step at 115 °C for 1 min. The bilayer resist was exposed to ultraviolet light (365 nm) for 15 s and then developed in MF319 developer (Shipley Company) for 20 s without post-baking. The samples were rinsed with deionized water and thoroughly dried before subjecting them to reactive ion etching to pattern the exposed MoS 2 film. The MoS 2 film was etched using Ar at a power of 50 W, pressure of 100 mTorr and flow rate of 50 sccm for 20 s. Subsequently, the bilayer resist mask was removed by submerging the substrate overnight in an N-methyl-2-pyrrolidone (NMP) bath heated at 80 °C. At this stage, the patterned MoS 2 strips resembled the optical image shown in Fig. 1e . Finally, source and drain electrodes were fabricated by patterning a negative photoresist NR9-1000PY (Futurrex, Inc.), followed by thermal evaporation of metals (3 nm Ti and 50 nm Au) and lift-off in NMP. The MoS 2 LRS-LRS memtransistors were fabricated using the same process, but without a PMGI layer. Electrical measurements. All room-temperature electrical measurements were carried out in a vacuum probe station at a pressure of about 5× 10 −5 Torr in the dark using a LakeShore CRX 4K probe station. Endurance, retention and neural learning tests were conducted in vacuum using pulse measure units in a Keithley 4200A-SCS Parameter Analyser and home-built LabVIEW programs. For the variable-temperature transport measurements, the devices were first switched to the HRS, and the I D -V G data were collected at V D = 0.1 V from 300 K to 75 K at a step of 25 K. A pressure of 8× 10 −7 Torr was achieved during cryogenic measurements using a built-in cryopump. The devices were allowed to heat up to room temperature overnight and were then switched to the LRS at room temperature, followed by similar variable-temperature transport measurements in the LRS. In the sub-threshold regime, the charge transport in Schottky-barrier FETs (SB-FETs) is dominated by thermionic emission: . Memristive systems are defined as:
where t is the time, and V and I are the input (voltage) and output (current) of the system, respectively. The internal state variable w is represented by an n-dimensional vector, g is a continuous scalar function, and f is a continuous n-dimensional vector function determined by the dimension of the vector state variable w. Subsequently, a voltage-controlled memtransistor is defined 17 as:
where h is a scalar function. The dependence of functions f, g and h on time t is determined from the voltage sweep rates. In first-order memristors, in which w is a scalar, w is usually defined by the physical region of devices with higher concentration of charged dopants or vacancies. Similarly, floating-gate metaloxide-semiconductor FETs 16 and nanoionic dielectric gated FETs 15 have also been treated as first-order memtransistors, where f is a scalable function 17 . In the present MoS 2 memtransistors, EFM and cryogenic-transport measurements show strong evidence of a dynamic variation in Schottky barrier height. Indeed, Schottky barrier modulation is the underlying mechanism of interface-based switching in transition-metal-oxide and ferroelectric memristors, where local segregation of mobile dopants varies the tunnelling barrier dynamically [42] [43] [44] [45] [46] [47] . Tuning the Schottky barrier by ion implantation (that is, by changing the local density of dopants) is central to contact engineering in FETs 26,27, 38, 39 . Therefore, we hypothesize that the local redistribution of dopants in polycrystalline MoS 2 , facilitated by grain boundaries, is the main cause of barrier modulation. Varying the density of dopants (n 1 ) in the region w from the contact Letter reSeArCH edge (Extended Data Fig. 9a ) changes the maximum electric field ξ m (and the effective Schottky barrier height Δ Φ image1 ) by image charge lowering 27 as:
where d is the depletion width, n 1 is the net excess density near the contact, n is the dopant density in the channel away from the contacts and Δ n = n 1 -n, as defined in Extended Data Fig. 7a . In the case of a 2D semiconductor, the metal image plane is cut by half, and thus equation (8) for a bulk semiconductor changes only by a factor of 2, which is neglected here because n 1 is a fitting parameter. However, the lowering of the image charge also depends on the drain bias V D and the gate bias V G and cannot be neglected at large biases. As shown previously 27, 40, 41 , the easiest way to incorporate a high-bias scenario is through the geometrical factors A and B, which results in: where t ox is the thickness of the oxide dielectric. Furthermore, at high biases, tunnelling cannot be neglected and its main features can be described by the following expression 40 : where m* is the effective mass and ħ is the Planck constant. The net change in effective barrier height (Δ Φ) can be determined by adding equations (8), (9) and (10) to obtain A dynamically varying barrier changes the transistor's I D −V D curve to yield a pinched hysteresis loop. Because the memristive switching ratio is largest in the sub-threshold regime (Fig. 2b) , we take the following expression for the
where the first exponential term gives a straight line in the logarithmic-linear plot of I D −V G (Fig. 2c ) and the corresponding (sub-threshold) slope is given by . c 2 3
The second exponential term of equation (13) is responsible for the large asymmetry observed in the high-bias curve (Fig. 2a) . The second term becomes negligible for V D > 3k B T, and thus the forward-bias current saturates quickly with increasing V D (Fig. 2b) . Because the variable-temperature conductivity fits well to the thermionic emission model (Fig. 3c) in the sub-threshold regime (V G < V th ), we obtain the equation of the voltage-controlled memtransistor by multiplying equation (13) with the barrier height term from the thermionic equation (4): 
In other words, the Fermi level of MoS 2 is located deeper into the bandgap at the source in the forward bias than at the drain in the reverse bias. Because both V D and V G define the Schottky barrier modulation, we need two different sets of equations for the source and drain in the forward and reverse biases. Neglecting the gate leakage current I G (Extended Data Fig. 3a) , we modify equation (6) to get equations (15), where the only differences between functions f and g and between h and j are the fitting parameters. w d and w s are state variables at the drain and source contacts, respectively.
Dynamic redistribution of dopants under bias is usually governed by drift motion.
Consequently, physical models of memristors often require a nonlinear drift with the field to keep the state variable w within the boundary conditions. Dopant drift is greatly suppressed as it approaches the dimension of the device on either side, thereby avoiding irreversible hard switching or breakdown. The nonlinearity of dopant drift is usually modelled by a window function F(w), and thus we obtain 1 :
on 2
where d is the range of dopant drift, μ is the dopant mobility, I(t) is the current as defined in equation (5) . We note that although we treat w and Δ n independently in the mathematical formalism, we cannot measure them independently. Thus, we treat the product wΔ n as an internal state variable. For the fitting in Fig. 2a , we get w s Δ n < 10 10 cm −2 and w d Δ n < 3.5 × 10 9 cm −2 in order to get Schottky barrier heights covering the entire range of the experimental values (80-125 meV) shown in Fig. 3c (in the model, Δ n has units of cm (18) and (21), which contains V G , we simulate the gate tunability of memtransistor characteristics that is consistent with the observed experimental behaviour (Extended Data Fig. 7d, e) . Deviations between simulations and experiments become larger at larger V G values owing to the decreased validity of the SB-FET model beyond the sub-threshold regime. The switching mechanism. The switching mechanism of MoS 2 memtransistors can be understood by assuming two memristors at the source (S-memristor) and the drain (D-memristor) that are connected by a FET (Extended Data  Fig. 8e ). We note that gate-tunable resistive switching cannot be obtained by simply connecting two conventional memristors with a transistor. The Schottky barrier height modulation is closely connected to the operation of the SB-FET in the MoS 2 memtransistor. Thus, this distinction between memristor and transistor only serves to specify the switching mechanism. MoS 2 memtransistors with residue-free interfaces between the metal and MoS 2 (Fig. 2) undergo HRS-to-LRS switching at positive bias and LRS-to-HRS switching in negative bias and are called LRS-HRS memtransistors here. MoS 2 memtransistors with an approximately 1.5-nm-thick polymer tunnel barrier between the metal and MoS 2 (Extended Data Fig. 8a-d) undergo similar HRS-to-LRS switching at both positive and negative biases and are called LRS-LRS memtransistors. The main difference between the two types is that the LRS-HRS memtransistor retains its state while crossing the 0 V level, whereas LRS-LRS memtransistors undergo switching while crossing 0 V (Figs 2b,  3d) . Both of these contrasting behaviours can be explained by the resistance table in Extended Data For LRS-HRS memtransistors, switching events A and B dominate, while switching event C is negligible (Extended Data Fig. 8e ). Switching A occurs at the bottleneck contact (that is, the source for forward bias and the drain for reverse bias), while switching B occurs at the other contact in order to restore the dopant distribution at the end of a full sweep cycle. This condition is necessitated by bipolar resistive switching, and its physical origin is well explained by the memtransistor model. 54 , resulting in reduction of the effective Schottky barrier height from 100 meV to 23 meV, from 121 meV to 27 meV, from 95 meV to 29 meV and from 159 meV to 31 meV, respectively. Introduction of the tunnel barrier increases the thermionic emission contribution to the total current considerably, outweighing the additional tunnel resistance. Here, a tunnel barrier of about 1.5-nm-thick polymer resist makes the resistances of reverse-biased Schottky diodes at the source (V D > 0 V) and drain (V D < 0 V) more symmetric, resulting in more symmetric I D -V D compared to LRS-HRS memtransistors (see Figs 3d, 2b) . This switching involves a dynamic negative differential resistance feature for V D < 0 V common in memristors (Fig. 3d) 
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. This phenomenon increases the resistance of the intermediate states LD′ and LS′ so that LD′ > > LD and LS′ > > LS. In other words, switching B in Extended Data Fig. 8e cannot be neglected, which explains the full switching cycles of LRS-LRS memtransistors. Compared to LRS-HRS memtransistors, LRS-LRS memtransistors show higher conductivity at the same V D bias and switching at smaller V G bias. This behaviour can be explained by the smaller contact resistance from the lack of Fermi level pinning or increased doping from the residue layer.
This analysis of the LRS-HRS memtransistor also sheds light on the operating mechanism of heterosynaptic multi-terminal devices (Fig. 4b) . Conductance changes occur between the side electrodes 1-4 upon the application of high-bias pulses between the main electrodes (5, 6) owing to modulation of the Schottky barrier near the side electrodes. The switching ratios were observed to increase with the overlapping areas of the side electrode with the MoS 2 . Thus, floating electrodes pin the Fermi level of MoS 2 , and the energy level of MoS 2 under the side electrodes is lower than that of the MoS 2 region outside the side electrodes (Extended Data Fig. 10g, h ), resulting in additional band-bending in the channel. Dopants are expected to be redistributed near the floating electrodes in the same manner as LRS-HRS memtransistors during sweeps 2 and 4 (Fig. 2a) . Data availability. The data that support the findings of this study are available from the corresponding author upon reasonable request. 
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